Self-reconfigurable architectures for HEVC Forward and Inverse Transform
نویسندگان
چکیده
منابع مشابه
Flexible Architecture Design for H.265/HEVC Inverse Transform
Highly-efficient video coding involves a great amount of computations. Hardware encoders apply different parallelization techniques to satisfy real-time requirements. This paper describes a novel design methodology for the 2D inverse transform used in the H.265/HEVC hardware decoder and encoder. To support different transform sizes, matrix multiplications are decomposed into some steps based on...
متن کاملHigh-Speed and Low-Power Architectures for Forward and Inverse Discrete Wavelet Transform Using 4-ta
This paper presents two architectures for 2-D discrete wavelet transform (DWT) and inverse DWT (IDWT). The first consists of transform module, RAM module and address sequencer. The transform module, which takes uniform and regular structure with local communication, offers many advantages, e.g. simple control flow, full hardware-utilization and low-power. The second architecture features parall...
متن کاملHigh-Efficient Architectures for 2-D Lifting-Based Forward and Inverse Discrete Wavelet Transform
In this paper, high-efficient lifting-based architectures for the 5/3 discrete wavelet transform (DWT) are proposed. The proposed parallel and pipelined architecture consists of a horizontal filter (HF) and a vertical filter (VF). The system delays of the proposed architectures are reduced. Filter coefficients of the biorthogonal 5/3 wavelet low-pass filter are quantized before implementation i...
متن کاملReconfigurable and Self-optimizing Multicore Architectures
For the last 30 years, the microprocessor industry has relied on instruction-level par-allelism (ILP) and aggressive clock scaling to translate Moore's Law into exponential performance growth. Over this time frame, system performance has increased by a factor of 10, 000, enabling novel software applications and capabilities beyond the reach of earlier hardware platforms. Due to mounting challen...
متن کاملMemory-Efficient and High-Performance Parallel-Pipelined Architectures for 5/3 Forward and Inverse Discrete Wavelet Transform
In this paper, high-efficient lifting-based architectures for the 5/3 forward and inverse discrete wavelet transform (DWT) are proposed. The proposed parallel and pipelined architecture consists of a horizontal filter (HF) and a vertical filter (VF). The system delays of the proposed architectures are reduced. Filter coefficients of the biorthogonal 5/3 wavelet low-pass filter are quantized bef...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of Parallel and Distributed Computing
سال: 2017
ISSN: 0743-7315
DOI: 10.1016/j.jpdc.2017.05.017